

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.165.2

Total Pages in this Submission
30

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

METHOD OF MAKING AN ELECTRICAL DEVICE INCLUDING AN INTERCONNECT STRUCTURE

and invented by:

Zhiping Yin and Mark E. Jost

JC853 U.S. PTO
09/651386
06/29/00

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☒ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: 09/143,289

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 30 pages and including the following:
 - a. ☒ Descriptive Title of the Invention
 - b. ☒ Cross References to Related Applications (if applicable)
 - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. ☐ Reference to Microfiche Appendix (if applicable)
 - e. ☒ Background of the Invention
 - f. ☒ Brief Summary of the Invention
 - g. ☒ Brief Description of the Drawings (if drawings filed)
 - h. ☒ Detailed Description
 - i. ☒ Claim(s) as Classified Below
 - j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.165.2

Total Pages in this Submission
30

Application Elements (Continued)

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☒ Formal Number of Sheets 3
- b. ☐ Informal Number of Sheets _____
4. ☒ Oath or Declaration
- a. ☐ Newly executed *(original or copy)* ☐ Unexecuted
- b. ☒ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☐ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☒ Incorporation By Reference *(usable if Box 4b is checked)*
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class ☒ Express Mail *(Specify Label No.):* EL 571 477 185 US

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.165.2

Total Pages in this Submission
30

Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)


16. ☐ Additional Enclosures (please identify below):

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	25	- 20 =	5	x \$18.00	\$90.00
Indep. Claims	10	- 3 =	7	x \$78.00	\$546.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$1,326.00

- ☒ A check in the amount of see form PTO-2038 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **23-3178** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).


Signature

Bradley K. DeSandro, Reg. No. 34,521

Dated: August 29, 2000



022901

CC:

PATENT TRADEMARK OFFICE

TRANSMITTAL LETTER
(General - Patent Pending)

Docket No.
11675.165.2

In Re Application Of: Yin et al.

Serial No.
Not yet assigned

Filing Date
Herewith

Examiner
Not yet assigned

Group Art Unit
Not yet assigned

Title: METHOD OF MAKING AN ELECTRICAL DEVICE INCLUDING AN INTERCONNECT STRUCTURE

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is:

Utility Patent Application Transmittal (3 pgs); Continuation Patent Application (30 pgs); Declaration and Oath; Assignment; Form PTO-2038; Three (3) Sheets of Formal Drawings; Certificate of Mailing by Express Mail, No. EL 571 477 185 US; Postcard

In the above identified application.

- ☐ No additional fee is required.
- ☒ A check in the amount of *see PTO 2038* is attached.
- ☒ The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of
- ☒ Credit any overpayment.
- ☒ Charge any additional fee required.


Signature

Bradley K. DeSandro, Reg. No. 34,521

Dated: August 29, 2000



022901

PATENT TRADEMARK OFFICE

I certify that this document and fee is being deposited on *8-29-2000* with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.



Signature of Person Mailing Correspondence

Bradley K DeSandro

Typed or Printed Name of Person Mailing Correspondence

CC:

08/29/00

08-31-00

A

TRANSMITTAL LETTER
(General - Patent Pending)Docket No.
11675.165.2

Re Application Of: Yin et al.

Serial No.
Not yet assignedFiling Date
HerewithExaminer
Not yet assignedGroup Art Unit
Not yet assigned

Title: METHOD OF MAKING AN ELECTRICAL DEVICE INCLUDING AN INTERCONNECT STRUCTURE

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is:

Utility Patent Application Transmittal (3 pgs); Continuation Patent Application (30 pgs); Declaration and Oath;
Assignment; Form PTO-2038; Three (3) Sheets of Formal Drawings; Certificate of Mailing by Express Mail, No. EL
571 477 185 US; Postcard

in the above identified application.

- ☐ No additional fee is required.
- ☒ A check in the amount of *see Pto 2038* is attached.
- ☒ The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of
- ☒ Credit any overpayment.
- ☒ Charge any additional fee required.


Signature

Dated: August 29, 2000

Bradley K. DeSandro, Reg. No. 34,521



022901

PATENT TRADEMARK OFFICE

CC:

I certify that this document and fee is being deposited
on *8-29-2000* with the U.S. Postal Service as
first class mail under 37 C.F.R. 1.8 and is addressed to the
Assistant Commissioner for Patents, Washington, D.C.
20231.



Signature of Person Mailing Correspondence

Bradley K. DeSandro

Typed or Printed Name of Person Mailing Correspondence

UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.165.2

Total Pages in this Submission
30

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

METHOD OF MAKING AN ELECTRICAL DEVICE INCLUDING AN INTERCONNECT STRUCTURE

and invented by:

Zhiping Yin and Mark E. Jost

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☒ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: 09/143,289

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.:

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.:

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 30 pages and including the following:
 - a. ☒ Descriptive Title of the Invention
 - b. ☒ Cross References to Related Applications (if applicable)
 - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. ☐ Reference to Microfiche Appendix (if applicable)
 - e. ☒ Background of the Invention
 - f. ☒ Brief Summary of the Invention
 - g. ☒ Brief Description of the Drawings (if drawings filed)
 - h. ☒ Detailed Description
 - i. ☒ Claim(s) as Classified Below
 - j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.165.2

Total Pages in this Submission
30

Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)
- a. ☒ Formal Number of Sheets 3
- b. ☐ Informal Number of Sheets _____
4. ☒ Oath or Declaration
- a. ☐ Newly executed (original or copy) ☐ Unexecuted
- b. ☒ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. ☐ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☒ Incorporation By Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer Program in Microfiche (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (identical to computer copy)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class ☒ Express Mail (Specify Label No.): EL 571 477 185 US

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.165.2

Total Pages in this Submission
30

Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)

16. ☐ Additional Enclosures (please identify below):


Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	25	- 20 =	5	x \$18.00	\$90.00
Indep. Claims	10	- 3 =	7	x \$78.00	\$546.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$1,326.00

- ☒ A check in the amount of see form PRB-2038 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated: August 29, 2000


Signature
Bradley K. DeSandro, Reg. No. 34,521



022901

CC:

PATENT TRADEMARK OFFICE

CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)

Applicant(s): Yin et al.

Docket No.

11675.165.2

JCS53 U.S. PTO
09/651386

08/29/00

Serial No.

Not yet assigned

Filing Date

Herewith

Examiner

Not yet assigned

Group Art Unit

Not yet assigned

Invention: METHOD OF MAKING AN ELECTRICAL DEVICE INCLUDING AN INTERCONNECT STRUCTURE

**022901**

PATENT TRADEMARK OFFICE

I hereby certify that this Continuation Patent Application and related documents

(Identify type of correspondence)

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under

37 CFR 1.10 in an envelope addressed to: The Assistant Commissioner for Patents, Washington, D.C. 20231 on

August 27, 2000

(Date)

Bradley K. DeSandro ~~Peggy R. Huff~~

(Typed or Printed Name of Person Mailing Correspondence)

(Signature of Person Mailing Correspondence)

EL 571 477 185 US

("Express Mail" Mailing Label Number)

Note: Each paper must have its own certificate of mailing.

INVENTOR INFORMATION

Inventor One Given Name:: Zhiping
Family Name:: Yin
Postal Address Line One:: 1462 East Regatta Street
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83706
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: PRC
Inventor Two Given Name:: Mark
Family Name:: Jost
Postal Address Line One:: 1298 Raintree
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83712
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: PRC

CORRESPONDENCE INFORMATION

Name Line One:: Bradley K. DeSandro
Name Line Two:: WORKMAN, NYDEGGER & SEELEY
Address Line One:: 1000 Eagle Gate Tower
Address Line Two:: 60 East South Temple
City:: Salt Lake City
State or Province:: Utah
Country:: USA
Postal or Zip Code:: 84111
Telephone One:: 801-533-9800
Fax One:: 801-328-1707
Electronic Mail One:: phuft@wnspat.com

APPLICATION INFORMATION

Title Line One:: METHOD OF MAKING AN ELECTRICAL DEVICE IN
Title Line Two:: CLUDING AN INTERCONNECT STRUCTURE
Total Drawing Sheets:: 3
Formal Drawings?: Yes
Application Type:: Utility
Docket Number:: 11675.165.2
Secrecy Order in Parent Appl.?: No

Express Mailing Label No. EL 571 477 185 US

PATENT APPLICATION
Docket No. 11675.165.2

UNITED STATES PATENT APPLICATION

of

ZHIPING YIN

and

MARK E. JOST

for

**METHOD OF MAKING AN ELECTRICAL DEVICE INCLUDING
AN INTERCONNECT STRUCTURE**

WORKMAN, NYDEGGER & SEELEY

A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

005280 "SEELEY"

1 **1. Related Applications**

2 This is a continuation of US Patent Application Serial No. 09/143,289, filed on
3 August 28, 1998, titled "PLASMA TREATMENT OF AN INTERCONNECT SURFACE
4 DURING FORMATION OF AN INTERLAYER DIELECTRIC ", which is incorporated
5 herein by reference.

6
7 **BACKGROUND OF THE INVENTION**

8 **2. The Field of the Invention**

9 The present invention relates to semiconductor chip processing. More particularly,
10 the present invention relates to formation of interlayer dielectrics that cover electrically
11 conductive interconnects. In particular, the present invention relates to a method of resisting
12 oxidation from the top surface of an electrically conductive interconnect during the formation
13 of an interlayer dielectric.

14
15 **3. The Relevant Technology**

16 In the microelectronics industry, a substrate refers to one or more semiconductor
17 layers or structures which includes active or operable portions of semiconductor devices. In
18 the context of this document, the term "semiconductive substrate" is defined to mean any
19 construction comprising semiconductive material, including but not limited to bulk
20 semiconductive material such as a semiconductive wafer, either alone or in assemblies
21 comprising other materials thereon, and semiconductive material layers, either alone or in
22 assemblies comprising other materials. The term substrate refers to any supporting structure
23 including but not limited to the semiconductive substrates described above.

24 Semiconductor chip processing technology involves miniaturizing a plurality of
25 semiconductive devices and placing them side-by-side upon a wafer. As miniaturization
26 technology progresses, it has become expedient to stack semiconductive devices in order to

1 retain a small chip footprint. It is also necessary to connect stacked devices by way of
2 formation of an interconnect corridor and by filling of the interconnect corridor with
3 electrically conductive material such as a tungsten stud. Metallization lines are formed that
4 make electrical connection to the tungsten stud. These metallization lines need to be
5 electrically isolated from semiconductive devices that are formed above an existing layer of
6 semiconductive devices. To this end, an interlayer dielectric (ILD) such as an oxide or
7 nitride is formed.

8 Figure 1 is an elevational cross-section view of a semiconductor structure 10 that
9 depicts interconnects 12 within a dielectric layer 14. Semiconductor structure 10 has an
10 upper surface 16 upon which an interlayer dielectric (ILD) layer 18 has been formed. The
11 left half of Figure 1 depicts an initial effect of formation of ILD layer 18 according to the
12 prior art. It can be seen that the portion of interconnect 12 that was exposed as part of upper
13 surface 16 of semiconductor structure 10 has formed an oxide husk 20 upon interconnect 12.
14 Oxide husk 20 is formed either after planarization to form upper surface 16, such as by
15 chemical-mechanical planarization (CMP) or during the deposition of ILD layer 18. Where
16 interconnect 12 is a tungsten plug, oxide husk 20 forms into tungsten oxide (WO_3).

17 Further processing of semiconductor structure 10, including thermal processing,
18 causes complications that arise in the prior art. The right half of Figure 1 depicts one prior
19 art problem. It can be seen that, due to a large stress between oxide husk 20 and interconnect
20 12, oxide husk 20 has delaminated from interconnect 12 due to adhesion failure, and pushed
21 upwardly to form a void 22 immediately above interconnect 12. Void 22 causes planarity
22 problems and can also lead to underetched trenches prior to metal fill. The delamination of
23 oxide husk 20 is an indication of a relatively thick oxide over interconnect 12. The thickness
24 of oxide husk can range from about 10\AA to about 500\AA . Oxide husk 20 needs to be removed
25 prior to deposition of a metal line. The presence of void 22 causes a prominence in the ILD
26 topology. The prominence can lead to underetched trenches prior to metal fill, resulting in

1 the metal line not making sufficient electrical contact with interconnect 12. In addition, the
2 prominence caused by the formation of void 22 can be formed during ILD deposition.
3 Additionally, the prominence formed due to void 22 could cause some imaging problems
4 because of a departure from substantial planarity of the upper surface of the ILD.

5 The delamination of oxide husk 20 from upper surface 16 immediately above
6 interconnect 12 creates significant yield problems and device failure both during device
7 testing and in the field.

8 What is needed in the art is a method of overcoming the prior art problems. What
9 is also needed in the art is a method of forming an ILD layer without the formation of an
10 oxide husk and the subsequent formation of a void between the top of the interconnect and
11 the ILD layer. What is needed in the art is a method of preventing or reducing the oxidation
12 of the upper surface of a metallic interconnect during the formation of an interlayer dielectric.

SUMMARY OF THE INVENTION

The present invention relates to the formation of an ILD layer while preventing or reducing oxidation of the upper surface of an electrically conductive interconnect or contact. Prevention or reduction of oxidation of the upper surface of an interconnect or contact is achieved according to the present invention by passivating the exposed upper surface of the interconnect or contact prior to formation of the ILD. It is to be understood that "interconnect" and "contact" can be interchangeable in the inventive method and structures.

In order to avoid the oxidation of an upper surface of an interconnect during the formation of an ILD layer, an *in situ* passivation of the upper surface of the interconnect, immediately prior to or simultaneously with the formation of the ILD layer, avoids the problems of the prior art.

A preferred embodiment of the present invention comprises providing a semiconductor structure including a dielectric layer. Following the formation of the dielectric layer, a depression is formed in the dielectric layer. The depression terminates at an electrically conductive structure therebeneath. The depression is then filled with an interconnect that is composed of an electrically conductive material, such as a refractory metal, and preferably tungsten. After filling of the depression with the interconnect, an upper surface of the interconnect and dielectric layer is formed by a method such as chemical-mechanical planarization (CMP).

Following the formation of the upper surface, a chemical composition is reacted with at least one monolayer of the upper surface of the interconnect to form a chemical compound having a higher resistance to oxidation than the interconnect.

Preferably, the chemical composition will be a nitrogen-containing chemical compound such as ammonia, NH_3 . Where the interconnect is a refractory metal, such as tungsten, the at least one monolayer forms a tungsten nitride-type composition or adsorbed complex. Following formation of the at least one monolayer upon the upper surface of the

1 interconnect, formation of the ILD layer may be carried out by such methods as a deposition
2 by the decomposition of tetra ethyl ortho silicate (TEOS), or by chemical vapor deposition
3 (CVD) of oxides, nitrides, carbides, and the like.

4 In order to form an ILD layer using lower processing temperatures, it is preferred
5 that a CVD be carried out under plasma-enhanced (PE) conditions, *i.e.*, PECVD.

6 Formation of the ILD layer may be carried out in a manner that introduces materials
7 to form the ILD layer simultaneously with the introduction of the ammonia plasma to create
8 a passivation layer upon the upper surface of the interconnect.

9 Next, formation of the ILD layer with substantially like materials is carried out under
10 conditions where the ILD layer substantially absorbs the passivation layer and the passivation
11 layer is sufficiently thick to resist substantial formation of the oxide husk.

12 Alternative compositions to ammonia may be used during plasma treatment of the
13 upper surface of the interconnect. For example, nitrogen-containing compositions that are
14 preferred for the inventive method include ammonia, diatomic nitrogen, nitrogen-containing
15 silane, and the like.

16 These and other features of the present invention will become more fully apparent
17 from the following description and appended claims, or may be learned by the practice of the
18 invention as set forth hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the above-recited and other advantages of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

Figure 1 is an elevational cross-section view of a semiconductor structure comprising a dielectric layer and a metallic interconnect according to the prior art. It can be seen in Figure 1 that two stages of processing are illustrated, whereby an oxide husk upon the interconnect expands to create a void and a substantially non-planar topology for subsequently deposited layers.

Figure 2 is an elevational cross-section view of a semiconductor structure being manufactured according to the inventive method, where a contact corridor has been opened in a dielectric layer and a liner layer has been deposited upon the dielectric layer and within the contact corridor.

Figure 3 is an elevational cross-section view of the semiconductor structure depicted in Figure 2 after further processing, wherein a metal nitride layer has been formed upon the liner layer, an electrically conductive stud or interconnect has been filled into the depression, and wherein an upper surface has been created by a technique such as planarization. The upper surface includes both the dielectric layer and the interconnect, and wherein a passivation layer has been formed upon the upper surface.

Figure 4 is an elevational cross-section view of the semiconductor structure depicted in Figure 3 after further processing, wherein an ILD layer has been formed upon the upper

1 surface according to the inventing methods such that the passivation layer has substantially
2 protected the electrically conductive stud such that oxidation has been substantially resisted.

3 Figure 5 is an elevational cross-section view of the semiconductor structure depicted
4 in Figure 4 after further processing, wherein a second depression has been formed into the
5 ILD layer according to damascene technology in order to allow a metallization trench to be
6 formed, or an upper level contact to be electrically connected to the interconnect that is
7 beneath the ILD layer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made to the drawings wherein like structures will be provided with like reference designations. It is to be understood that the drawings are diagrammatic and schematic representations of the embodiment of the present invention and are not drawn to scale.

The present invention relates to the formation of an ILD layer while preventing or reducing oxidation of the upper surface of an interconnect or contact stud. Prevention or reduction of oxidation of the upper surface of an interconnect is achieved according to the present invention by passivating the exposed upper surface of the interconnect prior to formation of the ILD.

In reference to Figure 2, prevention or reduction of the likelihood of oxidation of upper surface 16 of interconnect 12 is accomplished during the formation of ILD layer 18. This is carried out by an *in situ* passivation of upper surface 16 of interconnect 12, immediately prior to or simultaneously with the formation of ILD layer 18, avoids the problems of the prior art.

A preferred embodiment of the present invention, illustrated beginning at Figure 2, comprises providing semiconductor structure 10 consisting of dielectric layer 14. Following the formation of dielectric layer 14, a depression 26 is formed in dielectric layer 14 so as to terminate at an electrically conductive structure therebeneath such as a substrate 24. Depression 26 is then filled with an interconnect 12 as seen in Figure 3, composed of an electrically conductive material such as a refractory metal. Interconnect 12 can be a tungsten stud or the like. After filling of depression 26 with an electrically conductive material, upper surface 16 of interconnect 12 and upper surface 16 of dielectric layer 14 is formed by a method such as CMP as illustrated in Figure 3.

It is of interest in the present invention that the formation of a passivation layer 32, as seen in Figure 3, substantially protects upper surface 16 of interconnect 12 from oxidation to a degree wherein the formation of oxide husk 20 and void 22 are substantially eliminated. Passivation layer 32 may be achieved by formation of a chemical compound upon upper surface 16 of interconnect 12 by a chemical reaction with approximately the first 1-1,000

1 atomic lattice layers of interconnect 12 or it may be achieved by adsorption onto upper
2 surface 16 of interconnect 12 according to any of the aforementioned types as taught by
3 Brunauer.

4 Preferably, the chemical composition will be a nitrogen-containing chemical
5 compound such as ammonia, NH_3 . Where interconnect 12 is a tungsten stud, the at least one
6 monolayer reacts to form a tungsten nitride-type composition or adsorbed complex upon the
7 at least one monolayer. Following reaction with the at least one monolayer of upper
8 surface 16 of interconnect 12, formation of ILD layer 18 may be carried out by various
9 methods. One method is deposition by the decomposition of tetra ethyl ortho silicate
10 (TEOS), or by CVD of oxides, nitrides, carbides, and the like.

11 In order to form ILD layer 18 using lower processing temperatures, it is preferred
12 that a CVD be carried out under plasma-enhanced conditions, *i.e.*, PECVD. According to
13 the inventive method, PECVD temperatures are used in a temperature range from about
14 100°C to about 600°C . Preferably, the processing temperature will be in a range from about
15 150°C to about 500°C , more preferably from about 200°C to about 450°C , and most
16 preferably 300°C to about 400°C .

17 According to the present invention, a first example is set forth below. Following the
18 formation of dielectric layer 14, as illustrated in Figure 2, depression 26 such as a contact
19 corridor is formed therein, exposing semiconductor substrate 24 that may be, by way of non-
20 limiting example, a metallization line. Following the exposure of semiconductor
21 substrate 24, a titanium liner layer 28 or the like is formed within depression 26.
22 Subsequently, a titanium nitride layer 30 or the like is formed upon titanium liner layer 28.
23 Titanium nitride layer 30 may be formed by thermal nitridation of a portion of titanium liner
24 layer 28, by deposition of titanium nitride thereupon, or by a combination thereof.

1 Interconnect 12 is next formed within depression 26. A preferred material for
2 interconnect 12 is tungsten or the like. Tungsten or the like may be formed within
3 depression 26 by CVD, PECVD, or by physical vapor deposition (PVD).

4 Upper surface 16 as seen in Figure 3, may be formed by such methods as CMP or
5 an anisotropic etchback that has an etch recipe selectivity that is substantially the same for
6 interconnect 12 as for dielectric layer 14. By "substantially the same", it is meant that
7 selectivity favors leaving dielectric layer 14, and favors it over interconnect 12 in a range
8 from about 1.5:1, preferably about 1.2:1, more preferably 1.1:1, and most preferably 1.05:1.

9 Passivation of upper surface 16 of interconnect 12 is next carried out by placing
10 semiconductor structure 10 within a tool such as a PECVD chamber and introducing and
11 striking an ammonia plasma or the like therein. Treatment temperatures, as set forth above,
12 are imposed upon semiconductor structure 10. The plasma treats upper surface 16 for a time
13 treatment in a range from about 1 to about 60 seconds, preferably from about 5 to about 45
14 seconds, more preferably from about 20 to about 40 seconds, and most preferably for about
15 30 seconds.

16 Formation of ILD layer 18, as illustrated in Figure 4, may be carried out in a manner
17 that introduces materials to form ILD layer 18 simultaneously with the introduction of the
18 ammonia plasma to create a passivation layer 32 upon upper surface 16 of interconnect 12.
19 Alternatively, after the formation of passivation layer 32 has been substantially
20 accomplished, the deposition tool may be substantially evacuated of the ammonia plasma,
21 and dielectric precursor materials may then be introduced to the deposition tool to form ILD
22 layer 18. Other materials may be used to form passivation layer 32 besides ammonia. For
23 example, diatomic nitrogen or a nitrogen-containing silane may be used. The specific
24 material that may be used will depend upon the particular application.

25 Next, formation of ILD layer 18 with substantially like materials is carried out under
26 conditions where ILD layer 18 substantially absorbs passivation layer 32 and/or passivation

1 layer 32 is sufficiently thick to resist substantial formation of oxide husk 20. In this
2 embodiment, it is preferred by way of non-limiting example that both passivation layer 32
3 be formed using NH_3 and ILD layer 18 be formed in a deposition by decomposition of TEOS.
4 Other materials, however, may be chosen.

5 Completion of this example is carried out by the formation of second depression 34
6 in ILD layer 18. Accordingly, a masking layer is patterned upon upper surface 36 of ILD
7 layer 18 and an anisotropic etch is carried out to form second depression 34. The etch recipe
8 is selective to interconnect 12 as well as titanium liner layer 28, titanium nitride layer 32, and
9 optionally to dielectric layer 14.

10 Where formation of passivation layer 32 is carried out at least in part by adsorption,
11 and where ammonia is used by way of non-limiting example, an ammonia compound and its
12 derivatives are substantially adsorbed upon upper surface 16 of interconnect 12. By
13 "substantially adsorbed" it is meant that passivation layer 32 does not volatilize during the
14 time required to form ILD layer 18. This means that volatilization is prevented to an extent
15 that passivation layer 32 resists formation of oxide husk 20, or a portion thereof. Of primary
16 interest in the present invention is the achievement of an embodiment whereby passivation
17 layer 32 sufficiently protects upper surface 16 of interconnect 12 such that during the
18 formation of ILD layer 18, ILD layer sufficiently adheres to upper surface 16 of interconnect
19 12 without causing structural failure as that experienced in the prior art.

20 Additionally and preferably, any component of passivation layer 32 that volatilizes
21 during formation of ILD layer 18 will be soluble in the materials that form ILD layer 18 such
22 that no immiscible gas bubbles form from volatilized materials of passivation layer 32.

23 A second example of the inventive method is set forth below. Semiconductor
24 structure 10 includes dielectric layer 14, made of borophosphosilicate glass (BPSG).
25 Dielectric layer 14 rests upon substrate 24. In this example, substrate 24 can be an
26 electrically conductive film that is typically used to wire semiconductive devices.

1 Following the formation of dielectric layer 14, depression 26 is formed by an
2 anisotropic dry etch that stops on substrate 24. The anisotropic dry etch may include such
3 techniques as ion beam milling or an etch recipe that mobilizes a portion of the masking
4 layer such that the masking layer redeposits upon the sidewalls of depression 26 while it is
5 being formed, thereby forming a substantially anisotropic etch.

6 Following the formation of depression 26, titanium liner layer 28 is deposited upon
7 dielectric layer 14 and substrate 24 preferably by PECVD. Titanium liner layer 28 is then
8 partially treated in a thermal nitride environment in order to grow titanium nitride layer 30
9 thereupon. Although titanium nitride layer 30 is grown by thermal combination and
10 conversion of a portion of the titanium in titanium liner layer 28 into titanium nitride layer
11 30, titanium nitride layer 30 may alternatively be formed by deposition of titanium nitride
12 by such techniques as PVD, PECVD, CVD, and the like.

13 Following the formation of titanium nitride layer 30, interconnect 12 is formed by
14 deposition of tungsten into depression 26. The deposition of tungsten into depression 26 in
15 order to form interconnect 12 may be facilitated by the presence of titanium nitride layer 30
16 and titanium liner layer 28. Where the formation of interconnect 12 is formed by force-
17 filling of tungsten into depression 26, the presence of titanium nitride layer 30 and titanium
18 liner layer 28 facilitate slippage of the tungsten material along the region of what will
19 become upper surface 16 and into depression 26 so as to fill depression 26.

20 Following the filling of depression 26 with tungsten or the like in order to form
21 interconnect 12, all tungsten that is not within depression 26 is removed by a technique such
22 as CMP. Because CMP itself may form oxide husk 20, upper surface 16, particularly that
23 portion of upper surface 16 that comprises interconnect 12, may need to be cleaned by such
24 techniques as an interconnect oxide etch that is selective to dielectric layer 14 and
25 unoxidized portions of interconnect 12.
26

1 Following the cleaning of upper surface 16, semiconductor structure 10 is placed
2 within a deposition tool and an ammonia plasma is struck therein. Alternatively, the cleaning
3 of upper surface 16 may be carried out within the same deposition tool where the ammonia
4 plasma is struck. Additionally, the cleaning of upper surface 16 may be carried out within
5 a cluster tool previous to *in situ* transfer of semiconductor structure 10 into the deposition
6 tool. The temperature of semiconductor structure 10 during this stage of the inventive
7 method is in a range substantially the same as in the previous example. Preferably, the
8 treatment time to form passivation layer 32 is less than about 30 seconds. According to this
9 second example, a preferred composition of passivation layer 32 comprises nitrogen that has
10 been adsorbed upon upper surface 16 of interconnect 12 according to Brunauer's Type V
11 adsorption. As a preferred alternative embodiment, upper surface 16 of interconnect 12 is
12 first treated in a nitrogen atmosphere at a temperature sufficient to create tungsten nitride and
13 then under conditions sufficient to create Type V adsorption of several layers of nitrogen
14 compounds upon the tungsten nitride. By several layers of nitrogen compounds, it is
15 understood that the overall composite thickness of passivation layer 32 is about 50Å,
16 preferably about 20Å, more preferably about 10Å, and most preferably about 5Å.

17 Another example is set forth below. Processing is carried out as set forth in previous
18 examples. The formation of passivation layer 32 is carried out *in situ* with the formation of
19 ILD layer 18. After an optional cleaning of upper surface 16, semiconductor structure 10,
20 within a deposition tool, is fed with a mixture of ammonia and silane or the like. At the
21 beginning of this step of the inventive process, the mixture comprises an ammonia rich feed
22 such that initially passivation layer 32 begins to form upon upper surface 16.

23 The removal of ammonia from the mixture may be carried incrementally. For
24 example, the elimination of ammonia from the mixture may be initiated by decreasing the
25 ammonia portion of the mixture by a preferred percentage of the entire amount of ammonia
26 over a period of time. Specifically, the amount of ammonia may be decreased every five

seconds by about 5%, such that after about 100 seconds, the amount of ammonia in the feed mixture is reduced to about zero. Alternatively the amount of ammonia may be decreased every five seconds by 10%, such that after about one minute, the amount of ammonia in the feed mixture is reduced to about zero. Alternatively, the amount of ammonia may be decreased by about 25% every five seconds such that after about twenty seconds, the amount of ammonia in the feed mixture has been reduced to about zero. Additionally, the amount of ammonia may be decreased by 50% every five seconds such that after about ten seconds, the amount of ammonia in the feed mixture is reduced to about zero. Finally, the amount of ammonia in the feed mixture may be reduced to about zero after any five-second time increment to about zero from 100% in a single step.

As an alternative embodiment and in connection with the reduction of the amount of ammonia in the mixture, processing conditions may be altered from conditions that are less likely to cause formation of oxide husk 20 to conditions that are more likely. For example, processing temperatures sufficient to form passivation layer 32 may be initiated with an ammonia-rich mixture under conditions not likely to cause formation of oxide husk 20. As the amount of ammonia in the mixture is reduced, processing temperatures may be increased proportionally under conditions that are more likely to cause formation of oxide husk 20 than under conditions previously established when the amount of ammonia in the mixture is greater. The initial formation of some of passivation layer 32, however, resists the formation of oxide husk 20. Preferably, the processing temperature will be the same as the deposition temperature for ILD layer 18.

Following the formation of passivation layer 32, upper surface 16 is covered with ILD layer 18 *in situ* by a method as set forth above. During the deposition of ILD layer 18, passivation layer 32 protects upper surface 16 of interconnect 12 and prevents the formation of oxide husk 20. As a preferred alternative embodiment of the present invention, the materials comprising passivation layer 32 may react with ILD layer 18 material without

1 causing unwanted oxidation of upper surface 16 of interconnect 12. In this preferred
2 alternative embodiment, the materials comprising passivation layer 32 and ILD layer 18 will
3 interact to form a new compound that will have a lower stress than that of oxide husk 20.

4 Alternative compositions to ammonia may be used during plasma treatment of upper
5 surface 16 of interconnect 12. For example, nitrogen-containing compositions that are
6 preferred for the inventive method include ammonia, diatomic nitrogen, nitrogen-containing
7 silane, and the like.

8 Figure 4 illustrates further processing of semiconductor structure 10 as depicted in
9 Figure 3. It can be seen that ILD layer 18 has been formed upon upper surface 16 of
10 semiconductor 10 according to the inventive method. The presence of passivation layer 32
11 has prevented formation on oxide husk according to an object of the invention. It can be
12 appreciated that passivation layer 32 may form exclusively upon interconnect 12 and
13 alternatively onto titanium liner layer 28 and titanium nitride layer 30. This means that
14 passivation layer 32 may not substantially form upon upper surface 16 over dielectric layer
15 14 due to incompatible reaction chemistry that prevents any type of reactive material to form.

16 Following the formation of ILD layer 18, further processing is carried out as
17 illustrated in Figure 5. Second depression 34 is formed into ILD layer 18 by patterning and
18 etching thereof. In a damascene process such as that illustrated in Figure 5, second
19 depression 34 is formed substantially above interconnect 12. Second depression may be, by
20 way of non-limiting example, a wiring trench such that metallization within second
21 depression 34 would run in and out of the plane of Figure 5. Additionally, second depression
22 34 may be a contact corridor such that metallization would run left to right, substantially
23 within the plane of Figure 5 along the upper surface 36 of ILD layer 18 and filled into second
24 depression such that a metallization line with a contact is formed, whereby the contact is in
25 electrical communication with interconnect 12.
26

1 The present invention may be embodied in other specific forms without departing
2 from its spirit or essential characteristics. The described embodiments are to be considered
3 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,
4 indicated by the appended claims and their combination in whole or in part rather than by the
5 foregoing description. All changes that come within the meaning and range of equivalency
6 of the claims are to be embraced within their scope.

7 What is claimed and desired to be secured by United States Letters Patent is:
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

1 1. A method of forming an electrical device including providing a substrate
2 having a first dielectric upper layer, forming a depression in said first dielectric upper layer,
3 filling said depression with an electrically conductive film having an electrical resistivity and
4 an upper surface that is co-planar with the first dielectric upper layer, said method
5 comprising:

6 reacting a chemical composition with at least one monolayer of said upper
7 surface; and

8 forming a second dielectric upper layer over said electrically conductive film
9 and said first dielectric upper layer, wherein:

10 at least an exposed surface of the electrically conductive film is
11 unoxidized;

12 said second dielectric upper layer is adhered to said electrically
13 conductive film.

14
15 2. The method as define in Claim 1, wherein reacting a chemical composition
16 with at least one monolayer of said upper surface comprises:

17 providing a nitrogen-containing composition;

18 heating said first dielectric upper layer; and

19 exposing said upper surface to said nitrogen-containing composition to form
20 a chemical reaction compound having a higher resistance to oxidation than said
21 electrically conductive film.

5. The method as define in Claim 1, wherein reacting said chemical composition with at least one monolayer of said upper surface forms a passivation layer upon said upper surface of said electrically conductive film.

1 6. A method of forming an electrical device including providing a substrate
2 having a first dielectric upper layer; forming a depression in said first dielectric upper layer,
3 filling the depression with an electrically conductive film having an upper surface that is co-
4 planar with the first dielectric upper layer, said method comprising:

5 reacting a chemical composition with at least one monolayer of said upper
6 surface to form a passivation layer having a thickness not greater than about 50Å
7 upon the upper surface; and

8 forming a second dielectric upper layer over said electrically conductive film
9 and said first dielectric upper layer, wherein:

10 at least an exposed surface of the electrically conductive film is
11 unoxidized;

12 said second dielectric upper layer is adhered to said electrically
13 conductive film.

14
15 7. The method as define in Claim 6, wherein the passivation layer upon the
16 upper surface has a thickness in a range from about 2Å to about 20Å.

17
18 8. The method as define in Claim 6, wherein reacting said chemical
19 composition with said at least one monolayer comprises forming a passivation layer upon
20 said upper surface that is adsorbed onto said at least one monolayer.

1 9. The method as define in Claim 6, wherein said passivation layer is formed by
2 the steps comprising:

3 forming a first layer by chemically reacting components of said chemical
4 composition and said at least one monolayer; and

5 forming a second layer by adsorbing portions of said chemical composition
6 onto said first layer.

7
8 10. A method of forming an electrical device, the method comprising:

9 forming an electrically conductive interconnect disposed within a first
10 dielectric layer, said electrically conductive interconnect having an upper surface;

11 forming a first passivation layer disposed upon said upper surface, said first
12 passivation layer including chemical reaction products and solid solution mixtures
13 between said electrically conductive interconnect and a chemical compound; and

14 forming an ILD disposed upon said first dielectric layer and upon said upper
15 surface, said ILD being continuously adhered to said upper surface.

16
17 11. The method as defined in Claim 10, wherein forming said electrically
18 conductive interconnect further comprises:

19 forming a first titanium liner layer within a depression in said first dielectric
20 layer;

21 forming a first titanium nitride layer upon said first titanium liner layer; and

22 forming a tungsten film upon said first titanium nitride layer so as to fill the
23 depression.

12. The method as defined in Claim 10, wherein forming said first passivation layer further comprises forming a first tungsten nitride layer upon said upper surface, wherein said first tungsten nitride layer has a thickness of less than about 50Å.

13. The method as defined in Claim 10, further comprising forming a second passivation layer comprising ammonia and its derivatives that is adsorbed upon said first passivation layer, wherein said first passivation layer comprises a tungsten nitride compound.

14. The method as defined in Claim 10, wherein said first passivation layer comprises a layer upon said upper surface comprising ammonia and its derivatives that is adsorbed upon said upper surface.

15. A method of forming an electrical device, the method comprising:

forming an electrically conductive interconnect disposed within a dielectric layer, said electrically conductive interconnect having an upper surface, and further including the steps of:

forming a titanium liner layer disposed within a depression in said dielectric layer;

forming a titanium nitride layer disposed upon said titanium liner layer; and

forming a tungsten film disposed upon said titanium nitride layer and filling said depression;

forming a passivation layer composed of tungsten nitride, disposed upon said upper surface, and having a thickness of less than about 50Å; and

forming an ILD disposed upon said dielectric layer and upon said upper surface, said ILD being continuously adhered to said upper surface.

1 16. A method of forming an electrical device, the method comprising:
2 forming an electrically conductive interconnect having an upper surface and
3 being disposed within a dielectric layer, and further including the steps of:
4 forming a titanium liner layer disposed within a depression in said
5 dielectric layer;
6 forming a titanium nitride layer disposed upon said titanium liner
7 layer; and
8 forming a tungsten film disposed upon said titanium nitride layer and
9 filling said depression;
10 forming a first passivation layer comprising a tungsten nitride compound and
11 being disposed upon said upper surface;
12 forming a second passivation layer comprising ammonia and its derivatives
13 that is adsorbed upon said first passivation layer; and
14 forming an ILD disposed upon said dielectric layer and upon said upper
15 surface, said ILD being continuously adhered to said upper surface.
16
17
18
19
20
21
22
23
24
25
26

17. A method of forming an electrical device, the method comprising:

forming an electrically conductive interconnect disposed within a dielectric layer, said electrically conductive interconnect having an upper surface, and further including the steps of:

forming a titanium liner layer disposed within a depression in said dielectric layer;

forming a titanium nitride layer disposed upon said titanium liner layer; and

forming a tungsten film disposed upon said titanium nitride layer and filling said depression;

forming a passivation layer disposed upon said upper surface comprising ammonia and its derivatives that are adsorbed upon said upper surface; and

forming an ILD disposed upon said dielectric layer and upon said upper surface, said ILD being continuously adhered to said upper surface.

18. A method of forming an interconnect in an electronic device, the method comprising:

forming a metallic structure disposed within a first silicon oxide layer, said metallic structure having an upper surface;

forming a passivation layer disposed upon said upper surface, said passivation layer including chemical reaction products and solid solution mixtures between said metallic structure and a chemical compound; and

forming a second silicon oxide layer disposed upon said first silicon oxide layer and upon said upper surface, said second silicon oxide layer being continuously adhered to said upper surface.

1 19. The method as defined in Claim 18, wherein forming said metallic structure
2 further comprises:

3 forming a titanium liner layer disposed within an interconnect corridor in said
4 first silicon oxide layer;

5 forming a titanium nitride layer disposed upon said titanium liner layer; and

6 forming a tungsten film disposed upon said titanium nitride layer.

7
8 20. The method as defined in Claim 18, wherein:

9 said passivation layer further comprises forming a tungsten nitride layer
10 disposed upon said upper surface; and

11 said tungsten nitride layer having a thickness of less than about 50Å.

12
13 21. The method as defined in Claim 18, further comprising forming a second
14 layer comprising ammonia and its derivatives that is adsorbed upon said passivation layer,
15 wherein said passivation layer comprises a tungsten nitride compound.

16
17 22. The method as defined in Claim 18, wherein said passivation layer comprises
18 a layer upon said upper surface comprising ammonia and its derivatives that is adsorbed upon
19 said upper surface.

1 23. A method of forming an interconnect in an electronic device, the method
2 comprising:

3 forming a metallic structure disposed within a first silicon oxide layer, said
4 metallic structure having an upper surface, and further including the steps of:

5 forming a titanium liner layer disposed within an interconnect corridor
6 in said first silicon oxide layer;

7 forming a titanium nitride layer disposed upon said titanium liner
8 layer; and

9 forming a tungsten film disposed upon said titanium nitride layer;

10 forming a passivation layer composed of tungsten nitride, having a thickness
11 of less than about 50Å, and being disposed upon said upper surface; and

12 forming a second silicon oxide layer disposed upon said first silicon oxide
13 layer and upon said upper surface, said second silicon oxide layer being
14 continuously adhered to said upper surface.

1 24. A method of forming an interconnect in an electronic device, the method
2 comprising:

3 forming a metallic structure disposed within a first silicon oxide layer, said
4 metallic structure having an upper surface, and further including the steps of:

5 forming a titanium liner layer disposed within an interconnect corridor
6 in said first silicon oxide layer;

7 forming a titanium nitride layer disposed upon said titanium liner
8 layer; and

9 forming a tungsten film disposed upon said titanium nitride layer;

10 forming a first passivation layer disposed upon said upper surface and
11 composed of a tungsten nitride compound;

12 forming a second layer comprising ammonia and its derivatives that is
13 adsorbed upon said first passivation layer; and

14 forming a second silicon oxide layer disposed upon said first silicon oxide
15 layer and upon said upper surface, said second silicon oxide layer being
16 continuously adhered to said upper surface

1 25. A method of forming an interconnect in an electronic device, the method
2 comprising:

3 forming a metallic structure disposed within a first silicon oxide layer, said
4 metallic structure having an upper surface, and further including the steps of:

5 forming a titanium liner layer disposed within an interconnect corridor
6 in said first silicon oxide layer;

7 forming a titanium nitride layer disposed upon said titanium liner
8 layer; and

9 forming a tungsten film disposed upon said titanium nitride layer;

10 forming a passivation layer disposed upon said upper surface and composed
11 of ammonia and its derivatives that is adsorbed upon said upper surface; and

12 forming a second silicon oxide layer disposed upon said first silicon oxide
13 layer and upon said upper surface, said second silicon oxide layer being
14 continuously adhered to said upper surface.
15
16
17
18
19
20
21
22
23
24
25
26

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

G\DATA\PAT\11675165 2PA




FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5

DECLARATION, POWER OF ATTORNEY, AND PETITION

We, Zhiping Yin and Mark Jost, declare: that we are citizens of the People's Republic of China and the United States of America, respectively; that our residences and post office addresses are 1462 East Regatta Street, Boise, Idaho 83706 and 1298 Raintree, Boise, Idaho 83712, respectively; that we verily believe we are the original, first, and joint inventors of the subject matter of the invention or discovery entitled PLASMA TREATMENT OF AN INTERCONNECT SURFACE DURING FORMATION OF AN INTERLAYER DIELECTRIC and now identified as File No. 11675.165 of the law firm of Workman, Nydegger & Seeley, 1000 Eagle Gate Tower, 60 East South Temple, Salt Lake City, Utah 84111, and filed in the United States Patent and Trademark Office as Serial No. 09/143,289 on August 28, 1998; that we have reviewed and understand the contents of the above-identified specification, including the claims referred to, and that we acknowledge the duty to disclose information which is material to the examination of this application in accordance with Section 1.56(a) of Title 37 of the Code of Federal Regulations.

We declare further that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.

We hereby appoint as our attorneys and/or patent agents: RICK D. NYDEGGER, Registration No. 28,651; DAVID O. SEELEY, Registration No. 30,148; JONATHAN W.

09651386-082900

00651386-092900

RICHARDS, Registration No. 29,843; JOHN C. STRINGHAM, Registration No. 40,831; MICHAEL F. KRIEGER, Registration No. 35,232; BRADLEY K. DeSANDRO, Registration No. 34,521; JOHN M. GUYNN, Registration No. 36,153; GREGORY M. TAYLOR, Registration No. 34,263; DANA L. TANGREN, Registration No. 37,246; ERIC L. MASCHOFF, Registration No. 36,596; KEVIN B. LAURENCE, Registration No. 38,219; JEFFREY L. RANCK, Registration No. 38,590; C. J. VEVERKA, Registration No. 40,858; ROBYN L. PHILLIPS, Registration No. 39,330; DAVID B. DELLENBACH, Registration No. 39,166; TIMOTHY M. FARRELL, Registration No. 37,321; LENA I. VINITSKAYA, Registration No. 39,448; JOHN N. GREAVES, Registration No. 40,362; KEVIN K. JOHANSON, Registration No. 38,506; VANESSA B. PIERCE, Registration No. P-42,074; R. BURNS ISRAELSEN, Registration No. P-42,685; MICHAEL T. SANDERSON, Registration No. P-43,082; MICHAEL L. LYNCH, Registration No. 30,871; and LIA P. DENNISON, Registration No. 34,095, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. All correspondence and telephonic communications should be directed to:

BRADLEY K. DeSANDRO
WORKMAN, NYDEGGER & SEELEY
1000 Eagle Gate Tower
60 East South Temple
Salt Lake City, Utah 84111

Wherefore, we pray that Letters Patent be granted to us for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and this petition.

Signed at Boise, ID, this 14 day of May, 1999.

Inventor:

Zhiping Yin
Zhiping Yin
1462 East Regatta Street
Boise, Idaho 83706

Signed at Boise, Idaho this 17th day of May, 1999.

Inventor:

Mark Jost
Mark Jost
1298 Raintree
Boise, Idaho 83712

G:\DATA\WPDOCS3\JMH\BKD\MICRON\165DEC.DOC